Abstract-A step-down (buck) switching converter architecture that makes use of switched capacitors to improve the transient response is presented. Using the proposed architecture, the transient response is improved by a factor of two or more in comparison to the theoretical limits that can be achieved with a basic step down architecture. The architecture presented in this paper can be used for both analog and digitally controlled topologies. Simulation results of a 1.8V, 15W, 1MHz digitally controlled step down converter with a 12mV ADC resolution and a 2ns DPWM resolution are presented.
INTRODUCTION
The demand for higher accuracy regulation and fast response in switching converters is increasing. This requirement stems from the lower output voltages required by sub 100nm processes, where transient load currents increase to multiple amperes in a few nano-seconds.
Several papers have been published with ideas to improve converter transient response [1] [2] [3] [4] . Papers [1] , [2] and [3] implement an "optimal" control scheme. In this scheme, the converter enters into a hysteretic mode until the inductor current slews up to supply the load current and the output capacitor is no longer discharging. In [4] , a window ADC with non-linear LSB sizes is used to increase the loop gain when the output is further away from the regulation target, improving the loop dynamic response.
The remaining fundamental limitation is that the inductor current slew rate during the transient event is limited by the difference between the input and output voltages as well as the inductor value. Figure 1 shows the power stage of a conventional buck regulator with the fundamental limit of the inductor current slew rate.
In this paper a technique to increase the inductor current slew rate, improving the transient time it takes for the load current to be supplied by the inductor rather than the output capacitor is presented. In section II, the proposed idea is presented. The design and implementation are discussed in section III. 
II. BOOSTING THE INDUCTOR CURRENT SLEW RATE
The input and output voltages together with the inductor value set the time it takes to slew the inductor current from its initial to its final value during a transient event. Figure 2 illustrates the proposed idea to boost the inductor current slew rate during a transient event, decreasing the time it takes the converter to supply the load current and settle the output voltage. The maximum inductor slew rate for this proposed architecture is described in equation 1 below. The slew rate of the inductor current is now improved by a factor greater than 2 compared to the conventional buck architecture, which in turn forces the output voltage to drop less during the transient as well as settle faster. Figure 3 shows the current waveform of the proposed architecture during a load transient event.
(1)
The improvement factor (IF) in the slew rate is given in equation 2:
where, The specification for this design as well as the designed parameters is given in table I below. As with conventional switch mode power supplies, the power stage is designed first. Followed by the signal path design. The inductor is calculated such that the ripple current does not exceed 30% of the maximum load current. The output capacitor is calculated to minimize the ripple voltage.
A. ADC Considerations
A window ADC is used that digitizes the error between the output and the reference voltages. The ADC output an error code of "0" when the output is within ½ an LSB of V REF . If the output is higher or lower the ADC will output 
Where RES ADC is the ADC resolution, VO PCNT is the percent accuracy required and V REF is the reference voltage.
For this design a 4 bit ADC with a 12mV resolution has been chosen to exceed the output requirements.
B. PID Considerations
The PID is used to calculate the steady state duty cycle for the regulator. In essence it is a digital IIR that looks at the previous duty cycle and the error signal from the ADC over the current and the past two cycles to determine the next duty cycle. The PID is described by equation (5) (5) Where d(n) and d(n-1) are the present and one past cycle duty cycles respectively, e(n), e(n-1) and e(n-2) are the ADC out for the present and two past cycles and A, B, C are the PID coefficients.
The number of bits used to represent the PID coefficients dictates the accuracy of the compensation and for this design16 bit floating point arithmetic is used.
C. DPWM Considerations
The DPWM resolution must be carefully chosen with respect to the ADC resolution or else limit cycle oscillations can be observed at the output [5] . The resolution of the DPWM must satisfy the relationship in equation (6)
Where T DPWM is the DPWM resolution, and T S is the switching period. Also T DPWM relative to T S dictates the number of bits used in the DPWM. For this design, a 10bit DPWM is used with a resolution of 2ns.
D. Storage Capacitor Considerations
During a transient event, the charge stored in the capacitors C1 or C2 is used to slew the inductor current. It is acceptable for the capacitor voltage to discharge as long as it does not get to the point where it is accumulating negative charge. To insure this condition is met, the capacitor must be carefully designed. Equation (7) can be used to design the values used for C1 and C2. (7) Where ΔI OMAX is the maximum change in load current during a transient and ΔV resrv is the maximum allowed drop in capacitor voltage during the transient event.
E. Transient Detection
A transient event is triggered if the ADC error code reaches ±5. This tells us that the output voltage went above or below 60mV from the reference. At this point the transient recovery circuit is activated as explained in section II. Once the error goes to a code of 1 in the opposite polarity of the transient then the transient recovery circuit is deactivated. 
IV. DESIGN VERIFICATION
The block diagram in figure 4 was modeled and simulated in Simulink to verify the design. In order to verify the proposed idea three systems were implemented; a conventional PID controller, an "optimal" hysteretic controller and finally the proposed idea. Figure 5 shows the output voltage and the inductor current waveforms of both the conventional PID controller as well as the proposed idea. As can be seen from the plot the output voltage drops less and recovers faster with the proposed system compared to the conventional PID controller. The inductor current is also seen to slew much faster in the proposed system compared to the conventional PIC controller. Figure 6 shows the same waveforms for a hysteretic controller employing "optimal" control compared to the proposed system. Although in this case the output does not drop much less it can be seen that it did recover much faster than the hysteretic controller. Also the inductor current waveforms show that the proposed system slews the current much faster; almost three times as fast as the hysteretic system. In this paper a new idea was proposed that tackles the fundamental limitations that arise when trying to improve transient recovery response of a switch-mode converter. That fundamental limitation being the inductor current slew rate which is limited by the value of the inductor as well as the input and output voltages.
While the idea was verified in a digitally controlled system it is not limited to such a system and can very well be used in a system that employs analog control schemes. 
